Thread regarding Intel Corp. layoffs

“Ousted” Intel CEO Steps In To Defend The Firm’s 18A Process, Says Yield Rate % Isn’t The Right Metric To Measure Semiconductor Progress

For those unaware, Intel is involved in many controversies nowadays, especially regarding the firm's business. Initially, Team Blue was struck with a wave of financial issues, and following that, the company's former CEO, Pat Gelsinger, decided to step down from his position amid pressure from the board of directors. Recently, Intel's 18A process, which was supposed to be a breakthrough for the division, was said to feature yield rates of less than 10%, with the media calling this "abysmal." However, Gelsinger has stepped up to defend 18A, claiming that yield rate rumors are false.

https://wccftech.com/ousted-intel-ceo-steps-in-to-defend-the-firms-18a-process-says-yield-rate-isnt-the-right-metric-to-measure-semiconductor-progress/

by
| 2401 views | | 18 replies (last December 9, 2024) | Reply
Post ID: @OP+1vRt3an2

18 replies (most recent on top)

My solace is that it is easier for a camel to pass through the eye of a needle that for a rich man to enter into the kingdom of heaven. Rot in your eternity Pat.

by
| | Reply
Post ID: @2rok+1vRt3an2

Pat was fired. He needs to
Sit in a quiet place, read his
bible, and remember … I was fired! His legacy is that he destroyed Intel. All the spin wont change that.
Oh and return those yellow and red books you kept at home next to your Corvette.

by
| | Reply
Post ID: @1xwc+1vRt3an2

Like any other measurement, it truly depends on the context - in this case, what timeframe you take the measurement in. It could be as low as 1-2% if you look at very early samples, it could be as high as 80% if you look at the right sample set of 10.

Numbers are meaningless without context.

by
| | Reply
Post ID: @1fxv+1vRt3an2

He is the spin doctor, just like renaming the process nodes. e.g. Intel 7.

by
| | Reply
Post ID: @1jln+1vRt3an2

So it is 10%

by
| | Reply
Post ID: @1aae+1vRt3an2

It’s well known he donates half his gross income to charity. To continue to chastise the bloke is very insensitive and makes you seem dump

by
| | Reply
Post ID: @1mgp+1vRt3an2

He's right. Broadcom makes ASICs for network gear, and if you've seen the chips, they're big, like a desktop CPU.

by
| | Reply
Post ID: @1ypg+1vRt3an2

Pat is talking without knowing what he is talking about. This is why he failed.

by
| | Reply
Post ID: @1evi+1vRt3an2

This rumor is very old. Now if you are really near the 18A you know what you know :-). The firing was not due to delay, but 2 💩 heads influenced that. I hope most of the board will be gone in Q2

by
| | Reply
Post ID: @1wwt+1vRt3an2

"I make sh-t and 10% of it actually works"

by
| | Reply
Post ID: @1wje+1vRt3an2

He can defend it all he wants. The bottom line is no customer is willing to place a large volume order to jump start it given the other proven options now available. The difference now is Intel cannot tell the customers what they need like during the X86 monopoly. Now the customers tell Intel what they want. The days of Intel arrogance are over.

by
| | Reply
Post ID: @1fnp+1vRt3an2

Why did Intel kick him out to take over his 18A baby node?

by
| | Reply
Post ID: @1okb+1vRt3an2

If 18A proves to be a failure which may come very soon, Pat should return entirely his severance pay plus most of his salaries and apologize publicly for ruining the company which build his career.

by
| | Reply
Post ID: @1ygu+1vRt3an2

This is the exact reason why PG is fired - talking sh-t!!!

Now Intel should sue him to shut up...

Pat already out - he should let Intel alone.

by
| | Reply
Post ID: @1fsp+1vRt3an2

Someone at Intel must lie. Everything must fail from a liar.

by
| | Reply
Post ID: @1njc+1vRt3an2

Why is the denial not from Intel but from the CEO that is just retired? Can Intel show the latest yield number to quiet the rumor?

by
| | Reply
Post ID: @xnw+1vRt3an2

Did Pat not sign a non disclosure agreement on his way out ?

by
| | Reply
Post ID: @bze+1vRt3an2

Pat is correct.

If you were trying to build one of the wafer scale chips, then there would be 1 die per wafer, taken out by potentially a single defect per wafer.

Extreme example yet the way it works.

Also, AVGO was using a preliminary PDK, so very early on in the process development.

I don't know what the current yield is, but it is a steep curve so it improves rapidly.

They are trying to do too many things with 18A and that hurts yields. It would be awesome if they (TD) would stop doing that, and become more like the incremental approach taken by TSMC.

by
| | Reply
Post ID: @ubd+1vRt3an2

Post a reply

: